|
|
|
|
|
|
|
|
|
|||
| Price | |||||||||||
| RoHS | Compliant | Yes | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Not Compliant | Compliant | |
| Lead Status | No | Yes | No | No | No | No | No | No | See ti.com | Yes | |
| Duty Cycle(Max)(%) | 100 | 100 | 100 | 50 | 50 | 100 | 100 | 100 | |||
| Frequency(Max)(kHz) | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | |||
| Operating Temperature Range(C) | -40 to 85 | -40 to 105,-40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 105,-40 to 85 | -40 to 85 | -40 to 85 | -40 to 125 | ||
| Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | ||
| Approx. Price (US$) | 1.20 | 1ku | 1.10 | 1ku | 1.20 | 1ku | 1.90 | 1ku | 1.90 | 1ku | 1.10 | 1ku | 1.20 | 1ku | 2.75 | 1ku | 0.96 | 1ku | 1.20 1ku | |
| Special Features | Error Amplifier,Leading Edge Blanking,Multi-topology,Soft Start | HV Start-up,Input Line Monitor,Multi-topology,Programmable Slope Compensation,Soft Start,Soft Switching | Error Amplifier,Leading Edge Blanking,Multi-topology,Soft Start | Error Amplifier,Leading Edge Blanking,Multi-topology,Synchronization Pin | Error Amplifier,Leading Edge Blanking,Multi-topology,Synchronization Pin | HV Start-up,Input Line Monitor,Multi-topology,Programmable Slope Compensation,Soft Start,Soft Switching | Error Amplifier,Leading Edge Blanking,Multi-topology,Soft Start | Error Amplifier,Leading Edge Blanking,Soft Start | |||
| UVLO Thresholds On/Off(V) | 4.1/3.6 | 13.0/8.0 | 7.2/6.9 | 11.3/8.3 | 11.3/8.3 | 13.0/8.0 | 4.1/3.6 | 4.1/3.6 | |||
| Package Group | PDIP,SOIC,TSSOP | SOIC,TSSOP | PDIP,SOIC,TSSOP | PDIP,SOIC | PDIP,SOIC | SOIC,TSSOP | PDIP,SOIC,TSSOP | SOIC | SOIC | PDIP,SOIC,TSSOP | |
| Topology | Boost,Flyback,Forward | Flyback,Forward | Boost,Flyback,Forward | Boost,Flyback,Forward | Boost,Flyback,Forward | Flyback,Forward | Boost,Flyback,Forward | Boost,Flyback,Forward | |||
| Control Method | Current | Current | Current | Current | Current | Current | Current | Current | |||
| Vin(Min)(V) | 4.1 | 18 | 6.9 | 8.3 | 8.3 | 18 | 3.6 | 3 | |||
| Vin(Max)(V) | 400 | 110 | 12 | 11 | 11 | 110 | 12 | 12 | |||
| Gate Drive(Typ)(A) | 1 | 2.5 | 1 | 1 | 1 | 2.5 | 1 | ||||
| Output Options | Adjustable Output | ||||||||||
| Package Size | mm2 | ||||||||||
| Vout(Min)(V) | 1.5 | ||||||||||
| Iq(Typ)(mA) | 1.2 | ||||||||||
| Channel Input Logic | Non-Inverting | ||||||||||
| Peak Output Current(A) | 2.8 | ||||||||||
| Prop Delay(ns) | 100 | ||||||||||
| Input VCC(Max)(V) | 22 | ||||||||||
| Negative Voltage Handling at HS Pin(V) | -11 | ||||||||||
| Power Switch | MOSFET,IGBT | ||||||||||
| Bus Voltage(V) | 620 | ||||||||||
| Number of Channels(#) | 2 | ||||||||||
| Rise Time(ns) | 40 | ||||||||||
| Iq(uA) | 250 | ||||||||||
| Input VCC(Min)(V) | 10 | ||||||||||
| Features | Interlock | ||||||||||
| Input Threshold | TTL,CMOS | ||||||||||
| Fall Time(ns) | 20 | ||||||||||
| Operating Temperature ange(C) | -40 to 85 | ||||||||||
| ating | Catalog | ||||||||||
| egulated Outputs(#) | 1 | ||||||||||
| Estimated Package Size (WxL)(mm2) | [pf]8TSSOP[/pf] |
