|
|
Texas Instruments
TLV170IDBVR
|
Texas Instruments
TLV320AIC3212IYZFR
|
Texas Instruments
TLV320DAC23PW
|
Texas Instruments
TLV320DAC3100IRHBR
|
Texas Instruments
TLV5535IPW
|
Texas Instruments
TLV5606IDGKR
|
Texas Instruments
TLV5608IDW
|
Texas Instruments
TLV5621ID
|
Texas Instruments
SN74LVC1G86YZPR
|
Texas Instruments
SN74LVC1G99DCTR
|
Price |
|
|
$3.88 |
|
|
$4.51 |
|
$9.96 |
|
|
|
RoHS |
|
Compliant |
Yes |
Yes |
Compliant |
Yes |
Yes |
Yes |
Yes |
Yes |
Yes |
Lead Status |
|
Yes |
Yes |
Yes |
No |
Yes |
Yes |
Yes |
Yes |
Yes |
Yes |
CMRR(Min)(dB) |
|
95 |
|
|
|
|
|
|
|
|
|
Approx. Price (US$) |
|
0.28 | 1ku |
3.45 | 1ku |
2.16 | 1ku |
1.45 | 1ku |
3.00 | 1ku |
1.37 | 1ku |
5.76 | 1ku |
2.21 | 1ku |
0.06 | 1ku |
0.14 | 1ku |
GBW(Typ)(MHz) |
|
1.2 |
|
|
|
|
|
|
|
|
|
Iq per channel(Max)(mA) |
|
0.175 |
|
|
|
|
|
|
|
|
|
Offset Drift(Typ)(uV/C) |
|
2 |
|
|
|
|
|
|
|
|
|
Rating |
|
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Output Current(Typ)(mA) |
|
17 |
|
|
|
|
|
|
|
|
|
Operating Temperature Range(C) |
|
-40 to 125 |
-40 to 85 |
-10 to 70,-40 to 85 |
-40 to 85 |
-40 to 85 |
-40 to 85,0 to 70 |
-40 to 85 |
-40 to 85 |
-40 to 125,-40 to 85 |
-40 to 125 |
Vn at 1kHz(Typ)(nV/rtHz) |
|
22 |
|
|
|
|
|
|
|
|
|
Iq per channel(Typ)(mA) |
|
0.125 |
|
|
|
|
|
|
|
|
|
Package Group |
|
SOT-23,SOIC |
DSBGA |
BGA MICROSTAR JUNIOR,TSSOP,VQFN |
VQFN |
TSSOP |
SOIC,VSSOP |
SOIC,TSSOP |
SOIC |
DSBGA,SC70,SOT,SOT-23 |
DSBGA,SM8,VSSOP |
Architecture |
|
CMOS |
|
Delta-Sigma |
|
Pipeline |
|
|
|
|
|
Package Size |
|
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
Total Supply Voltage(Min)(+5V=5, +/-5V=10) |
|
2.7 |
|
|
|
|
|
|
|
|
|
Rail-to-Rail |
|
Out |
|
|
|
|
|
|
|
|
|
Number of Channels(#) |
|
1 |
|
|
|
|
|
|
|
|
|
Total Supply Voltage(Max)(+5V=5, +/-5V=10) |
|
36 |
|
|
|
|
|
|
|
|
|
CMRR(Typ)(dB) |
|
110 |
|
|
|
|
|
|
|
|
|
Vos (Offset Voltage @ 25C)(Max)(mV) |
|
2.5 |
|
|
|
|
|
|
|
|
|
Slew Rate(Typ)(V/us) |
|
0.4 |
|
|
|
|
|
|
|
|
|
Additional Features |
|
Cost Optimized,EMI Hardened |
|
|
|
|
|
|
|
|
|
DACs(#) |
|
|
2 |
2 |
2 |
|
|
|
|
|
|
Power Consumption(Typ)(mW) |
|
|
5 |
18 |
13 |
106 |
0.9 |
18 |
3.6 |
|
|
Speaker Amp Output Power(Max)(W) |
|
|
2 |
|
|
|
|
|
|
|
|
Speaker Amp Type |
|
|
Class-D |
|
Class-D |
|
|
|
|
|
|
# of Digital Audio Interfaces |
|
|
3 |
|
|
|
|
|
|
|
|
DAC SNR(Typ)(dB) |
|
|
100 |
100 |
95 |
|
|
|
|
|
|
# Inputs / # Outputs |
|
|
8 / 7 |
0 / 4 |
2 / 4 |
|
|
|
|
|
|
Ground-Centered Outputs |
|
|
Yes |
|
|
|
|
|
|
|
|
Control Interface |
|
|
I2C,SPI |
I2C,SPI |
I2C |
|
|
|
|
|
|
Sampling Rate(Max)(kHz) |
|
|
192 |
96 |
192 |
|
|
|
|
|
|
Headphone Driver |
|
|
Yes |
|
|
|
|
|
|
|
|
ADC SNR(Typ)(dB) |
|
|
93 |
|
|
|
|
|
|
|
|
Digital Audio Interface |
|
|
I2S,TDM,DSP,L&R,PCM |
|
|
|
|
|
|
|
|
# ADCs(Typ) |
|
|
2 |
|
|
|
|
|
|
|
|
Resolution(Bits) |
|
|
|
24 |
32 |
8 |
10 |
10 |
8 |
|
|
Processing |
|
|
|
|
Fixed Flow |
|
|
|
|
|
|
THD+N(Typ)(%) |
|
|
|
|
0.0018 |
|
|
|
|
|
|
INL(Max)(+/-LSB) |
|
|
|
|
|
2.4 |
1.5 |
2 |
1 |
|
|
# Input Channels |
|
|
|
|
|
1 |
|
|
|
|
|
DNL(Max)(+/-LSB) |
|
|
|
|
|
2.4 |
|
|
|
|
|
Sample Rate(Max)(MSPS) |
|
|
|
|
|
35 |
|
|
|
|
|
Input Buffer |
|
|
|
|
|
No |
|
|
|
|
|
SINAD(dB) |
|
|
|
|
|
46 |
|
|
|
|
|
ENOB(Bits) |
|
|
|
|
|
7.4 |
|
|
|
|
|
Reference Mode |
|
|
|
|
|
Ext |
|
|
|
|
|
SNR(dB) |
|
|
|
|
|
46.5 |
|
|
|
|
|
Analog Input BW(MHz) |
|
|
|
|
|
600 |
|
|
|
|
|
Input Range(Vp-p) |
|
|
|
|
|
1, 1.6 |
|
|
|
|
|
Interface |
|
|
|
|
|
Parallel CMOS |
SPI |
SPI |
SPI |
|
|
SFDR(dB) |
|
|
|
|
|
58 |
|
|
|
|
|
Output Type |
|
|
|
|
|
|
Buffered Voltage |
Buffered Voltage |
Buffered Voltage |
CMOS |
|
Offset Error(Max)(%) |
|
|
|
|
|
|
N/A |
N/A |
N/A |
|
|
Code to Code Glitch(Typ)(nV-sec) |
|
|
|
|
|
|
10 |
4 |
N/A |
|
|
Settling Time(s) |
|
|
|
|
|
|
3 |
1 |
10 |
|
|
Priority |
|
|
|
|
|
|
1 |
1 |
1 |
|
|
Internal Reference Drift(Max)(ppm/degC) |
|
|
|
|
|
|
N/A |
N/A |
N/A |
|
|
Output Range Min.(mA/V) |
|
|
|
|
|
|
0 |
0 |
0 |
|
|
Special Features |
|
|
|
|
|
|
N/A |
SDO |
N/A |
Ioff,down translation to Vcc,low power |
Ioff,down translation to Vcc,low power,configurable |
DAC Architecture |
|
|
|
|
|
|
String |
String |
String |
|
|
Output Range Max.(mA/V) |
|
|
|
|
|
|
5.1 |
5.1 |
5.1 |
|
|
Zero Code Error(Typ)(mV) |
|
|
|
|
|
|
10 |
30 |
20 |
|
|
Gain Error(Max)(%FSR) |
|
|
|
|
|
|
0.6 |
0.6 |
1.7 |
|
|
Reference |
|
|
|
|
|
|
Type |
Type |
Type |
|
|
Sample / Update Rate(MSPS) |
|
|
|
|
|
|
0.102 |
0.283 |
0.008 |
|
|
DAC |
|
|
|
|
|
|
Channels |
Channels |
Channels |
|
|
3-State Output |
|
|
|
|
|
|
|
|
|
No |
Yes |
Voltage(Nom)(V) |
|
|
|
|
|
|
|
|
|
1.8,2.5,3.3,5 |
1.8,2.5,3.3,5 |
Technology Family |
|
|
|
|
|
|
|
|
|
LVC |
LVC |
Output Drive (IOL/IOH)(Max)(mA) |
|
|
|
|
|
|
|
|
|
32/-32 |
32/-32 |
Logic |
|
|
|
|
|
|
|
|
|
True |
True |
Schmitt Trigger |
|
|
|
|
|
|
|
|
|
No |
Yes |
Bits(#) |
|
|
|
|
|
|
|
|
|
1 |
1 |
Input Type |
|
|
|
|
|
|
|
|
|
CMOS/TTL |
|
ICC @ Nom Voltage(Max)(mA) |
|
|
|
|
|
|
|
|
|
0.01 |
0.01 |
F @ Nom Voltage(Max)(Mhz) |
|
|
|
|
|
|
|
|
|
150 |
150 |
tpd @ Nom Voltage(Max)(ns) |
|
|
|
|
|
|
|
|
|
9.9,5.5,5,4 |
30.8,11.7,8.4,5.5 |
Sub-Family |
|
|
|
|
|
|
|
|
|
XOR Gate |
Configurable Logic |
Gate Type |
|
|
|
|
|
|
|
|
|
XOR |
CONFIGURABLE |
VCC(Max)(V) |
|
|
|
|
|
|
|
|
|
5.5 |
5.5 |
VCC(Min)(V) |
|
|
|
|
|
|
|
|
|
1.65 |
1.65 |