|
|
Texas Instruments
BQ298217RUGR
|
Texas Instruments
DLP550HEA0FYA
|
Texas Instruments
TUSB2E112YCGR
|
Texas Instruments
UCC27282DRMR
|
Texas Instruments
UCC27624DGNR
|
Texas Instruments
UCC28C50DR
|
Texas Instruments
UCC28C51DR
|
Texas Instruments
UCC28C54DGKR
|
Texas Instruments
UCC28C54DR
|
Texas Instruments
UCC28C59DR
|
| Price |
|
|
|
|
|
|
|
|
|
|
|
| RoHS |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
| Lead Status |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
| Battery overvoltage protection(max)(V) |
|
5.2 |
|
|
|
|
|
|
|
|
|
| Battery overvoltage protection(min)(V) |
|
3.75 |
|
|
|
|
|
|
|
|
|
| Features |
|
High-side FET drive,Over-temperature (OT),Overcurrent during charge (OCC),Overcurrent during discharge (OCD),Overvoltage,Short-circuit Discharge (SCD),Undervoltage |
|
Full-speed (FS),High-speed (HS) signals,implementation of USB 2.0 and eUSB2 compliance port Support for Low-speed (LS) |
Interlock |
Enable pin |
Adjustable switching frequency,Current limiting,Dead time control,Error amplifier,Multi-topology,Programmable max duty cycle |
Adjustable switching frequency,Current limiting,Dead time control,Error amplifier,Multi-topology,Programmable max duty cycle |
Adjustable switching frequency,Current limiting,Dead time control,Error amplifier,Multi-topology,Programmable max duty cycle |
Adjustable switching frequency,Current limiting,Dead time control,Error amplifier,Multi-topology,Programmable max duty cycle |
Adjustable switching frequency,Current limiting,Dead time control,Error amplifier,Multi-topology,Programmable max duty cycle |
| Function |
|
Protection |
|
USB 2.0 |
|
|
|
|
|
|
|
| Number of series cells(max) |
|
1 |
|
|
|
|
|
|
|
|
|
| Number of series cells(min) |
|
1 |
|
|
|
|
|
|
|
|
|
| Operating current(typ)(A) |
|
5 |
|
|
|
|
|
|
|
|
|
| Operating temperature range(C) |
|
-40 |
0 |
-20 |
-40 |
-40 |
-40 |
-40 |
-40 |
-40 |
-40 |
| Overvoltage protection |
|
4.25 |
|
|
|
|
|
|
|
|
|
| Package area(mm^2) |
|
2.25 |
718.06 |
1.8375 |
16 |
14.7 |
29.4 |
29.4 |
14.7 |
29.4 |
29.4 |
| Package size (L x W)(mm) |
|
1.5 x 1.5 |
22.3 x 32.2 |
1.75 x 1.05 |
4 x 4 |
3 x 4.9 |
4.9 x 6 |
4.9 x 6 |
3 x 4.9 |
4.9 x 6 |
4.9 x 6 |
| Package type |
|
X2QFN |
DLP-S450 |
DSBGA |
VSON |
HVSSOP |
SOIC |
SOIC |
VSSOP |
SOIC |
SOIC |
| Pin count |
|
8 |
149 |
15.0 |
8 |
8 |
8 |
8 |
8 |
8 |
8 |
| Rating |
|
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
| TI functional safety category |
|
|
|
|
|
|
|
|
|
|
Functional Safety-Capable |
| Vin(max)(V) |
|
5.5 |
|
|
|
|
|
|
|
|
|
| TI.com inventory |
|
70830 |
40 |
100 |
7750 |
2240 |
4384 |
9211 |
5000 |
7328 |
16678 |
| Approx. price(US$) |
|
.189 | 1ku |
80.932 | 1ku |
1.8 | 1ku |
.481 | 1ku |
.42 | 1ku |
.29 | 1ku |
.29 | 1ku |
.26 | 1ku |
.29 | 1ku |
.34 | 1ku |
| Array diagonal(in) |
|
|
0.55 |
|
|
|
|
|
|
|
|
| Chipset family |
|
|
DLPA200,DLPC4430 |
|
|
|
|
|
|
|
|
| Component type |
|
|
DMD |
|
|
|
|
|
|
|
|
| Display resolution(max) |
|
|
SVGA (800x600) |
|
|
|
|
|
|
|
|
| Input frame rate(max)(Hz) |
|
|
120 |
|
|
|
|
|
|
|
|
| Micromirror array size |
|
|
800 x 600 |
|
|
|
|
|
|
|
|
| Micromirror pitch(mm) |
|
|
0.0108 |
|
|
|
|
|
|
|
|
| System brightness(max)(lm) |
|
|
6000 |
|
|
|
|
|
|
|
|
| Bandwidth(MHz) |
|
|
|
240 |
|
|
|
|
|
|
|
| Configuration |
|
|
|
Single channel |
|
|
|
|
|
|
|
| ESD HBM(typ)(kV) |
|
|
|
1.5 |
|
|
|
|
|
|
|
| Number of channels |
|
|
|
1 |
|
2 |
|
|
|
|
|
| Supply voltage(max)(V) |
|
|
|
4.32 |
|
|
|
|
|
|
|
| Supply voltage(min)(V) |
|
|
|
-0.3 |
|
|
|
|
|
|
|
| Type |
|
|
|
Redriver |
|
|
|
|
|
|
|
| USB speed(MBits) |
|
|
|
480 |
|
|
|
|
|
|
|
| Bus voltage(max)(V) |
|
|
|
|
120 |
|
|
|
|
|
|
| Channel input logic |
|
|
|
|
TTL |
Dual,Non-Inverting |
|
|
|
|
|
| Driver configuration |
|
|
|
|
Dual inputs |
Dual,Non-Inverting |
|
|
|
|
|
| Fall time(ns) |
|
|
|
|
10 |
10 |
|
|
|
|
|
| Input VCC(max)(V) |
|
|
|
|
16 |
26 |
|
|
|
|
|
| Input VCC(min)(V) |
|
|
|
|
5.5 |
4.5 |
|
|
|
|
|
| Input threshold |
|
|
|
|
TTL |
CMOS,TTL |
|
|
|
|
|
| Iq(mA) |
|
|
|
|
0.002 |
|
|
|
|
|
|
| Negative voltage handling at HS pin(V) |
|
|
|
|
-14 |
|
|
|
|
|
|
| Peak output current(A) |
|
|
|
|
3.5 |
5 |
|
|
|
|
|
| Power switch |
|
|
|
|
MOSFET |
GaNFET,IGBT,MOSFET |
|
|
|
|
|
| Propagation delay time(s) |
|
|
|
|
0.016 |
0.017 |
|
|
|
|
|
| Rise time(ns) |
|
|
|
|
12 |
6 |
|
|
|
|
|
| Undervoltage lockout(typ)(V) |
|
|
|
|
5 |
4 |
|
|
|
|
|
| Input negative voltage(V) |
|
|
|
|
|
-10 |
|
|
|
|
|
| Control mode |
|
|
|
|
|
|
Current |
Current |
Current |
Current |
Current |
| Duty cycle(max)(%) |
|
|
|
|
|
|
100 |
50 |
50 |
50 |
50 |
| Gate drive(typ)(A) |
|
|
|
|
|
|
1 |
1 |
1 |
1 |
1 |
| Switching frequency(max)(kHz) |
|
|
|
|
|
|
1000 |
1000 |
1000 |
1000 |
1000 |
| Topology |
|
|
|
|
|
|
Boost,Buck,Flyback,Forward,SEPIC |
|
Boost,Buck,Flyback,Forward,SEPIC |
Boost,Buck,Flyback,Forward,SEPIC |
Boost,Buck,Flyback,Forward,SEPIC |
| UVLO thresholds on/off(V) |
|
|
|
|
|
|
7/6.6 |
7/6.6 |
14.5/9 |
14.5/9 |
16/12.5 |
