|
|
Texas Instruments
SN65EPT21DGK
|
Texas Instruments
SN74AUC1G80DBVR
|
Texas Instruments
TPS75618KTTT
|
Texas Instruments
SN74LVC125APWT
|
Texas Instruments
TRS3223QPWRQ1
|
Texas Instruments
SNJ54ABT574J
|
Texas Instruments
DAC7578SPWR
|
Texas Instruments
TRS3227ECDB
|
Texas Instruments
SN54LS628J
|
Texas Instruments
TPS60302DGS
|
| Price |
|
|
$0.21 |
|
|
|
|
$7.90 |
$1.82 |
|
|
| RoHS |
|
Yes |
Yes |
Yes |
Yes |
Yes |
Not Compliant |
Compliant |
Yes |
Not Compliant |
Yes |
| Lead Status |
|
Yes |
Yes |
Yes |
Yes |
Yes |
No |
No |
Yes |
No |
Yes |
| ICC(Max)(mA) |
|
26 |
|
|
|
1 |
|
|
2 |
|
|
| Operating Temperature Range(C) |
|
-40 to 85 |
-40 to 85 |
-40 to 85 |
-40 to 125 |
-40 to 125 |
-55 to 125 |
-40 to 125 |
-40 to 85,0 to 70 |
-55 to 125 |
-40 to 85 |
| Signaling Rate(Mbps) |
|
600 |
|
|
|
|
|
|
|
|
|
| No. of Tx |
|
1 |
|
|
|
|
|
|
|
|
|
| Function |
|
Translator |
|
|
|
|
|
|
|
|
|
| No. of Rx |
|
1 |
|
|
|
|
|
|
|
|
|
| Output Signal |
|
TTL |
|
|
|
|
|
|
|
|
|
| Input Signal |
|
PECL,LVDS |
|
|
|
|
|
|
|
|
|
| Package Size |
|
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
|
| Package Group |
|
SOIC,VSSOP |
DSBGA,SC70,SOT-23 |
DDPAK/TO-263,TO-220 |
SO,SOIC,SSOP,TSSOP,VQFN |
TSSOP |
CDIP,CFP,LCCC |
TSSOP,VQFN |
SSOP |
CDIP,LCCC |
VSSOP |
| Approx. Price (US$) |
|
1.50 | 1ku |
0.07 | 1ku |
2.50 | 1ku |
0.08 | 1ku |
1.00 | 1ku |
|
4.75 | 1ku |
0.94 | 1ku |
|
0.70 | 1ku |
| 3-State Output |
|
|
No |
|
|
|
|
|
|
|
|
| Logic |
|
|
True |
|
|
|
|
|
|
|
|
| Schmitt Trigger |
|
|
No |
|
No |
|
|
|
|
|
|
| VCC(Max)(V) |
|
|
2.7 |
|
3.6 |
|
|
|
|
5.25 |
|
| Rating |
|
|
Catalog |
Catalog |
Catalog |
Automotive |
Military |
Catalog |
Catalog |
Military |
Catalog |
| Output Drive (IOL/IOH)(Max)(mA) |
|
|
9/-9 |
|
-24/24 |
|
|
|
|
24/-1.2 |
|
| F @ Nom Voltage(Max)(Mhz) |
|
|
250 |
|
100 |
|
|
|
|
|
|
| Special Features |
|
|
IOFF,low power consumption,low tpd |
|
|
|
|
Reset to Mid-Scale |
|
|
Enable,Power Good |
| Bits(#) |
|
|
1 |
|
4 |
|
|
|
|
|
|
| VCC(Min)(V) |
|
|
0.8 |
|
1.65 |
|
|
|
|
4.75 |
|
| Technology Family |
|
|
AUC |
|
LVC |
|
ABT |
|
|
LS |
|
| ICC @ Nom Voltage(Max)(mA) |
|
|
0.01 |
|
0.04 |
|
|
|
|
35 |
|
| Voltage(Nom)(V) |
|
|
0.8,1.2,1.5,1.8,2.5 |
|
1.8,2.5,2.7,3.3 |
|
|
|
|
|
|
| Sub-Family |
|
|
D-Type Flip-Flop |
|
|
|
|
|
|
|
|
| Gate Type |
|
|
FLIP-FLOP |
|
|
|
|
|
|
|
|
| tpd @ Nom Voltage(Max)(ns) |
|
|
5,3.9,2.5,1.9,1.3 |
|
11.8,5.8,5.3,4.6 |
|
|
|
|
|
|
| Additional Features |
|
|
|
Enable,Fast Transient Response,Overcurrent Protection,Thermal Shutdown |
|
|
|
|
|
|
|
| Vin(Min)(V) |
|
|
|
2.8 |
|
|
|
|
|
|
0.9 |
| Noise(uVrms) |
|
|
|
35 |
|
|
|
|
|
|
|
| Output Options |
|
|
|
Adjustable Output,Fixed Output |
|
|
|
|
|
|
|
| Iq(Typ)(mA) |
|
|
|
0.12 |
|
|
|
|
|
|
0.035 |
| Regulated Outputs(#) |
|
|
|
1 |
|
|
|
|
|
|
2 |
| Fixed Output Options(V) |
|
|
|
1.5,1.8,2.5,3.3 |
|
|
|
|
|
|
|
| Accuracy(%) |
|
|
|
3 |
|
|
|
|
|
|
|
| Vin(Max)(V) |
|
|
|
5.5 |
|
|
|
|
|
|
1.8 |
| Vdo(Typ)(mV) |
|
|
|
250 |
|
|
|
|
|
|
|
| Vout(Min)(V) |
|
|
|
1.22 |
|
|
|
|
|
|
3.3 |
| Iout(Max)(A) |
|
|
|
5 |
|
|
|
|
|
|
0.04 |
| Output Capacitor Type |
|
|
|
Non-Ceramic |
|
|
|
|
|
|
|
| Vout(Max)(V) |
|
|
|
5 |
|
|
|
|
|
|
3.3 |
| Output Type |
|
|
|
|
LVTTL |
|
|
Buffered Voltage |
|
TTL |
|
| Input Type |
|
|
|
|
TTL/CMOS |
|
|
|
|
TTL |
|
| ESD HBM(kV) |
|
|
|
|
|
15 |
|
|
15 |
|
|
| Receivers Per Package |
|
|
|
|
|
2 |
|
|
1 |
|
|
| Data Rate(Max)(kbps) |
|
|
|
|
|
250 |
|
|
1000 |
|
|
| Power Saving Feature |
|
|
|
|
|
Auto-Powerdown |
|
|
Auto-Powerdown Plus |
|
|
| Drivers Per Package |
|
|
|
|
|
2 |
|
|
1 |
|
|
| Main Supply Voltage(Nom)(V) |
|
|
|
|
|
3.3,5 |
|
|
3.3,5 |
|
|
| Logic Voltage(Min)(V) |
|
|
|
|
|
3.3 |
|
|
3.3 |
|
|
| Zero Code Error(Typ)(mV) |
|
|
|
|
|
|
|
4 |
|
|
|
| Output Range Max.(mA/V) |
|
|
|
|
|
|
|
5.5 |
|
|
|
| Priority |
|
|
|
|
|
|
|
1 |
|
|
|
| INL(Max)(+/-LSB) |
|
|
|
|
|
|
|
1 |
|
|
|
| Power Consumption(Typ)(mW) |
|
|
|
|
|
|
|
3.4 |
|
|
|
| Resolution(Bits) |
|
|
|
|
|
|
|
12 |
|
|
|
| Internal Reference Drift(Max)(ppm/degC) |
|
|
|
|
|
|
|
N/A |
|
|
|
| Output Range Min.(mA/V) |
|
|
|
|
|
|
|
0 |
|
|
|
| DAC |
|
|
|
|
|
|
|
Channels |
|
|
|
| DAC Architecture |
|
|
|
|
|
|
|
String |
|
|
|
| Interface |
|
|
|
|
|
|
|
I2C |
|
|
|
| Sample / Update Rate(MSPS) |
|
|
|
|
|
|
|
0.083 |
|
|
|
| Code to Code Glitch(Typ)(nV-sec) |
|
|
|
|
|
|
|
0.15 |
|
|
|
| Gain Error(Max)(%FSR) |
|
|
|
|
|
|
|
0.15 |
|
|
|
| Settling Time(s) |
|
|
|
|
|
|
|
7 |
|
|
|
| Offset Error(Max)(%) |
|
|
|
|
|
|
|
0.07 |
|
|
|
| Reference |
|
|
|
|
|
|
|
Type |
|
|
|
| Switching Frequency(Min)(kHz) |
|
|
|
|
|
|
|
|
|
|
470 |
| Switching Frequency(Max)(kHz) |
|
|
|
|
|
|
|
|
|
|
650 |
| Type |
|
|
|
|
|
|
|
|
|
|
Charge Pump |
