TLV320DAC3100IRHBR

Texas Instruments TLV320DAC3100IRHBR

TLV5535IPW

Texas Instruments TLV5535IPW

TLV5606IDGKR

Texas Instruments TLV5606IDGKR

TLV5608IDW

Texas Instruments TLV5608IDW

TLV5621ID

Texas Instruments TLV5621ID

TLV5623CDGK

Texas Instruments TLV5623CDGK

TLV62084DSGT

Texas Instruments TLV62084DSGT

TLV62085RLTR

Texas Instruments TLV62085RLTR

TLV62130RGTR

Texas Instruments TLV62130RGTR

TLV70215PDBVT

Texas Instruments TLV70215PDBVT

Price $4.51 $9.96 $1.19 $1.21 $1.35 $0.28
RoHS Compliant Yes Yes Yes Yes Yes Compliant Compliant Compliant Yes
Lead Status No Yes Yes Yes Yes Yes No No No Yes
# Inputs / # Outputs 2 / 4
Package Group VQFN TSSOP SOIC,VSSOP SOIC,TSSOP SOIC SOIC,VSSOP WSON VSON-HR QFN SOT-23,WSON
Package Size mm2 mm2 mm2 mm2 mm2 mm2 mm2
DACs(#) 2
Operating Temperature Range(C) -40 to 85 -40 to 85 -40 to 85,0 to 70 -40 to 85 -40 to 85 -40 to 85,0 to 70 -40 to 125 -40 to 125 -40 to 85 -40 to 125
Processing Fixed Flow
Rating Catalog Catalog Catalog Catalog Catalog Catalog Catalog Catalog Catalog Catalog
Approx. Price (US$) 1.45 | 1ku 3.00 | 1ku 1.37 | 1ku 5.76 | 1ku 2.21 | 1ku 1.10 | 1ku 0.56 | 1ku 0.65 | 1ku 0.72 | 1ku 0.13 | 1ku
Speaker Amp Type Class-D
Resolution(Bits) 32 8 10 10 8 8
THD+N(Typ)(%) 0.0018
Control Interface I2C
Sampling Rate(Max)(kHz) 192
DAC SNR(Typ)(dB) 95
Power Consumption(Typ)(mW) 13 106 0.9 18 3.6 2.1
INL(Max)(+/-LSB) 2.4 1.5 2 1 0.5
# Input Channels 1
DNL(Max)(+/-LSB) 2.4
Sample Rate(Max)(MSPS) 35
Input Buffer No
SINAD(dB) 46
ENOB(Bits) 7.4
Architecture Pipeline
Reference Mode Ext
SNR(dB) 46.5
Analog Input BW(MHz) 600
Input Range(Vp-p) 1, 1.6
Interface Parallel CMOS SPI SPI SPI SPI
SFDR(dB) 58
Output Type Buffered Voltage Buffered Voltage Buffered Voltage Buffered Voltage
Offset Error(Max)(%) N/A N/A N/A N/A
Code to Code Glitch(Typ)(nV-sec) 10 4 N/A 10
Settling Time(s) 3 1 10 3
Priority 1 1 1 1
Internal Reference Drift(Max)(ppm/degC) N/A N/A N/A N/A
Output Range Min.(mA/V) 0 0 0 0
Special Features N/A SDO N/A N/A Enable,Light Load Efficiency,Output Discharge,Power Good,Pre-Bias Start-Up,Synchronous Rectification,UVLO Fixed Enable,Light Load Efficiency,Load Disconnect,Output Discharge,Power Good,Pre-Bias Start-Up,Synchronous Rectification Enable,Light Load Efficiency,Output Discharge,Power Good,Pre-Bias Start-Up,Synchronous Rectification,Tracking,Voltage Margining Enable,Soft Start,Output Discharge
DAC Architecture String String String String
Output Range Max.(mA/V) 5.1 5.1 5.1 5.1
Zero Code Error(Typ)(mV) 10 30 20 10
Gain Error(Max)(%FSR) 0.6 0.6 1.7 0.6
Reference Type Type Type Type
Sample / Update Rate(MSPS) 0.102 0.283 0.008 0.102
DAC Channels Channels Channels Channels
Iq(Typ)(mA) 0.03 0.017 0.019 0.03
Iout(Max)(A) 2 3 3 0.3
Switching Frequency(Min)(kHz) 2000 2400 1250
Vout(Max)(V) 4 6 5.25 4.2
Duty Cycle(Max)(%) 100 100 100
Vout(Min)(V) 0.5 0.8 0.9 1.5
Vin(Min)(V) 2.7 2.5 3 2
Vin(Max)(V) 6 6 17 5.5
Type Converter Converter Converter
Regulated Outputs(#) 1 1 1 1
Switching Frequency(Max)(kHz) 2000 2400 2500
Control Mode Constant on-time (COT) Constant on-time (COT) Constant on-time (COT)
Fixed Output Options(V) 1.5,2,2.8,3.3,4.2
Output Options Fixed Output
PSRR @ 100KHz(dB) 51
Vdo(Typ)(mV) 220
Noise(uVrms) 48
Output Capacitor Type Ceramic
Accuracy(%) 2