TLC2654ACPE4

Texas Instruments TLC2654ACPE4

74AUC16244DGVRG4

Texas Instruments 74AUC16244DGVRG4

TLV2402CD

Texas Instruments TLV2402CD

LM4040C50QDBZRG4

Texas Instruments LM4040C50QDBZRG4

VSP5010PM

Texas Instruments VSP5010PM

THS1031IDW

Texas Instruments THS1031IDW

TPA112DGN

Texas Instruments TPA112DGN

CD74HC595DWRG4

Texas Instruments CD74HC595DWRG4

AM26LV31EIRGYRG4

Texas Instruments AM26LV31EIRGYRG4

DAC8043U/2K5G4

Texas Instruments DAC8043U/2K5G4

Price $2.07 $0.67 $4.18
RoHS Compliant Yes Compliant Compliant Yes Yes Compliant Compliant Compliant
Lead Status Yes Yes Yes Yes No No
Iq per channel(Max)(mA) 0.00095
Rating Catalog Catalog Catalog Catalog
GBW(Typ)(MHz) 0.0055
CMRR(Typ)(dB) 120
CMRR(Min)(dB) 70
Total Supply Voltage(Max)(+5V=5, +/-5V=10) 16
Total Supply Voltage(Min)(+5V=5, +/-5V=10) 2.5
Approx. Price (US$) 1.12 | 1ku 7.67 | 100u 0.59 | 1ku 3.78 | 1ku
Architecture CMOS Pipeline
Package Size mm2 mm2 mm2 mm2
Vn at 1kHz(Typ)(nV/rtHz) 500
Rail-to-Rail In,Out
Slew Rate(Typ)(V/us) 0.0025
Output Current(Typ)(mA) 0.2
Number of Channels(#) 2
Package Group PDIP,SOIC,VSSOP TSSOP SO,SOIC,TSSOP,VQFN SOIC
Offset Drift(Typ)(uV/C) 3
Iq per channel(Typ)(mA) 0.00088
Vos (Offset Voltage @ 25C)(Max)(mV) 1.2
Additional Features N/A
Operating Temperature Range(C) -40 to 125,0 to 70 0 to 70 -40 to 85 -40 to 85
Input Bias Current(Max)(pA) 300
Resolution(Bits) 10 12
# Input Channels 1
ENOB(Bits) 7.7
Input Buffer No
Analog Input BW(MHz) 150
Input Range 2V (p-p)
INL(Max)(+/-LSB) 2 1
SNR(dB) 49.3
Power Consumption(Typ)(mW) 160 2.5
Reference Mode Ext,Int
DNL(Max)(+/-LSB) 1
Interface Parallel CMOS SPI
Sample Rate(Max)(MSPS) 30
SINAD(dB) 56
SFDR(dB) 52.4
Supply Voltage(s)(V) 3.3
Supply Voltage(s)(Max)(V) 3.6
Supply Voltage(s)(Min)(V) 3
ESD(kV) 15
Signaling Rate(Mbps) 32
Receivers Per Package 0
Drivers Per Package 4
Footprint AM26LS31
ICC(Max)(mA) 0.1
# of TX/RX 4 TX / 0 RX
Output Range Min.(mA/V) -2
Sample / Update Rate(MSPS) 0.284
Settling Time(s) 1
Offset Error(Max)(%) 0.01
Special Features N/A
Output Range Max.(mA/V) 2
DAC Architecture Multiplying DAC
Gain Error(Max)(%FSR) 0.05
Zero Code Error(Typ)(mV) 0.7
Code to Code Glitch(Typ)(nV-sec) 2
Output Type Current
Reference Type
DAC Channels