DAC7715U

Texas Instruments DAC7715U

DAC7716SPFBR

Texas Instruments DAC7716SPFBR

DAC7716SRHAR

Texas Instruments DAC7716SRHAR

DAC7724N/750

Texas Instruments DAC7724N/750

DAC7724UB

Texas Instruments DAC7724UB

TPS3306-25DGKG4

Texas Instruments TPS3306-25DGKG4

ADC12D1000CIUT

Texas Instruments ADC12D1000CIUT

ADC12D1600RFIUT

Texas Instruments ADC12D1600RFIUT

ADC12D500RFIUT

Texas Instruments ADC12D500RFIUT

ADC12D800RFIUT/NOPB

Texas Instruments ADC12D800RFIUT/NOPB

Price $1.96
RoHS Compliant Yes Yes Yes Compliant Compliant Not Compliant Not Compliant Not Compliant Yes
Lead Status No Yes Yes Yes No No No No No Yes
Output Type Buffered Voltage Buffered Voltage Buffered Voltage Buffered Voltage Buffered Voltage
Offset Error(Max)(%) N/A N/A N/A N/A N/A
Interface SPI SPI SPI Parallel Parallel Parallel LVDS Parallel LVDS Parallel LVDS Parallel LVDS
Zero Code Error(Typ)(mV) 4.8 2.4 2.4 4.8 4.8
Priority 1 1 1
INL(Max)(+/-LSB) 1 1 1 1 1 2.5 2.5 2.5 2.5
Operating Temperature Range(C) -40 to 85 -40 to 105 -40 to 105 -40 to 85 -40 to 85 -40 to 85 -40 to 85 -40 to 85 -40 to 85 -40 to 85
Rating Catalog Catalog Catalog Catalog Catalog Catalog Catalog Catalog Catalog Catalog
Resolution(Bits) 12 12 12 12 12 12 12 12 12
Internal Reference Drift(Max)(ppm/degC) N/A N/A N/A
Special Features Reset to Mid-Scale On-chip Offset and Gain Calibration,SDO On-chip Offset and Gain Calibration,SDO Reset to Mid-Scale Reset to Mid-Scale Watchdog Timer
Output Range Max.(mA/V) 10 16.5 16.5 10 10
Sample / Update Rate(MSPS) 0.089 0.125 0.125 0.1 0.1
DAC Channels Channels Channels Channels Channels
Package Group SOIC TQFP,VQFN TQFP,VQFN PLCC,SOIC PLCC,SOIC SOIC,VSSOP BGA BGA BGA BGA
Approx. Price (US$) 13.44 | 1ku 8.20 | 1ku 8.20 | 1ku 13.25 | 1ku 13.25 | 1ku 1.05 | 1ku 1162.50 | 1ku 2399.47 | 100u 324.71 | 1ku 1199.44 | 1ku
Gain Error(Max)(%FSR) 0.05 0.006 0.006 0.05 0.05
Output Range Min.(mA/V) -10 -16.5 -16.5 -10 -10
Power Consumption(Typ)(mW) 45 260 260 45 45 3380 3880 2020 2500
Reference Type Type Type Type Type
Settling Time(s) 10 6 6 10 10
Package Size mm2 mm2 mm2 mm2 mm2 mm2 mm2 mm2 mm2 mm2
DAC Architecture R-2R R-2R R-2R R-2R R-2R
Code to Code Glitch(Typ)(nV-sec) 300 8 8 300 300
Output Driver Type / Reset Output Active-low,Open-drain
Time Delay(ms) 100
Threshold Voltage 1(Typ)(V) 2.93
# of Supplies Monitored 3
Iq(Typ)(uA) 15
Watchdog Timer WDI(sec) 0.8
VCC(Max)(V) 6
VCC(Min)(V) 2.7
Threshold Voltage 2 (typ)(Typ)(V) 2.25
Reset Threshold Accuracy(%) 2.7
Monitored Voltage 1 (typ)(Nom)(V) 3.3
Monitored Voltage 2 (typ)(Nom)(V) 2.5
DNL(Max)(+/-LSB) 0.4 0.4 0.4 0.4
SINAD(dB) 59.7 58 60 59.7
ENOB(Bits) 9.6 9.4 9.7 9.6
SNR(dB) 60.2 59 60.4 60.2
# Input Channels 2 2 2 2
Sample Rate(Max)(MSPS) 2000 3200 1000 1600
Reference Mode Int Int Int Int
SFDR(dB) 71 67.9 74.3 73.4
Input Buffer Yes Yes Yes Yes
Analog Input BW(MHz) 2800 2700 2700 2700
Input Range(Vp-p) 0.8 0.8 0.8 0.8
Architecture Folding Interpolating Folding Interpolating Folding Interpolating Folding Interpolating