|
|
Texas Instruments
UCD3138RGCT
|
Texas Instruments
UCD3138RMHR
|
Texas Instruments
DAC8043UCG4
|
Texas Instruments
SN74AUC1G00DBVR
|
Texas Instruments
SN74AUC1G00DCKRE4
|
Texas Instruments
SN74AUC1G00DRLR
|
Texas Instruments
SN74AUC1G02DCKR
|
Texas Instruments
SN74AUC1G08DRLRG4
|
Texas Instruments
SN74AUC1G14YZPR
|
Texas Instruments
SN74AUC1G240DCKR
|
Price |
|
|
|
|
$0.21 |
$0.09 |
|
|
|
|
$0.18 |
RoHS |
|
Compliant |
Compliant |
Compliant |
Yes |
Compliant |
Yes |
Yes |
Compliant |
Yes |
Yes |
Lead Status |
|
No |
No |
No |
Yes |
No |
Yes |
Yes |
No |
Yes |
Yes |
DPWM Resolution(ps) |
|
250 |
250 |
|
|
|
|
|
|
|
|
Package Group |
|
VQFN |
WQFN |
SOIC |
DSBGA,SC70,SOT,SOT-23 |
DSBGA,SC70,SOT,SOT-23 |
DSBGA,SC70,SOT,SOT-23 |
DSBGA,SC70,SOT,SOT-23 |
DSBGA,SC70,SOT,SOT-23 |
DSBGA,SC70,SOT-23 |
DSBGA,SC70,SOT-23 |
Approx. Price (US$) |
|
6.71 | 1ku |
5.31 | 1ku |
3.78 | 1ku |
0.07 | 1ku |
0.07 | 1ku |
0.07 | 1ku |
0.07 | 1ku |
0.07 | 1ku |
0.06 | 1ku |
0.09 | 1ku |
Processor |
|
31.25MHz,32-bit ARM7 |
31.25MHz,32-bit ARM7 |
|
|
|
|
|
|
|
|
Rating |
|
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Non-Volatile Memory |
|
32kB (Program),2kB (Data) |
32kB (Program),2kB (Data) |
|
|
|
|
|
|
|
|
Operating Temperature Range(C) |
|
-40 to 125 |
-40 to 125 |
-40 to 85 |
-40 to 85 |
-40 to 85 |
-40 to 85 |
-40 to 85 |
-40 to 85 |
-40 to 85 |
-40 to 85 |
No. of Outputs |
|
8 |
8 |
|
|
|
|
|
|
|
|
Frequency(Max)(kHz) |
|
2000 |
2000 |
|
|
|
|
|
|
|
|
A/D Channels |
|
14 |
7 |
|
|
|
|
|
|
|
|
Package Size |
|
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
mm2 |
GPIOs |
|
30 |
18 |
|
|
|
|
|
|
|
|
Analog Comparators |
|
7 |
6 |
|
|
|
|
|
|
|
|
Compensator |
|
2-pole/2-zero (PID hardware) |
2-pole/2-zero (PID hardware) |
|
|
|
|
|
|
|
|
No. of Digital Power Peripheral feedback loops |
|
3 |
3 |
|
|
|
|
|
|
|
|
Communications |
|
1 PMBUS,2 UART |
1 PMBUS,1 UART |
|
|
|
|
|
|
|
|
Output Range Min.(mA/V) |
|
|
|
-2 |
|
|
|
|
|
|
|
Interface |
|
|
|
SPI |
|
|
|
|
|
|
|
Sample / Update Rate(MSPS) |
|
|
|
0.284 |
|
|
|
|
|
|
|
Settling Time(s) |
|
|
|
1 |
|
|
|
|
|
|
|
Offset Error(Max)(%) |
|
|
|
0.01 |
|
|
|
|
|
|
|
INL(Max)(+/-LSB) |
|
|
|
1 |
|
|
|
|
|
|
|
Resolution(Bits) |
|
|
|
12 |
|
|
|
|
|
|
|
Special Features |
|
|
|
N/A |
IOFF,low power consumption,low tpd |
IOFF,low power consumption,low tpd |
IOFF,low power consumption,low tpd |
IOFF,low power consumption,low tpd |
IOFF,low power consumption,low tpd |
IOFF,low power consumption,low tpd |
IOFF,low power consumption,low tpd |
Output Range Max.(mA/V) |
|
|
|
2 |
|
|
|
|
|
|
|
DAC Architecture |
|
|
|
Multiplying DAC |
|
|
|
|
|
|
|
Gain Error(Max)(%FSR) |
|
|
|
0.05 |
|
|
|
|
|
|
|
Zero Code Error(Typ)(mV) |
|
|
|
0.7 |
|
|
|
|
|
|
|
Code to Code Glitch(Typ)(nV-sec) |
|
|
|
2 |
|
|
|
|
|
|
|
Output Type |
|
|
|
Current |
CMOS |
CMOS |
CMOS |
|
|
CMOS |
CMOS,3-state |
Power Consumption(Typ)(mW) |
|
|
|
2.5 |
|
|
|
|
|
|
|
Reference |
|
|
|
Type |
|
|
|
|
|
|
|
DAC |
|
|
|
Channels |
|
|
|
|
|
|
|
3-State Output |
|
|
|
|
No |
No |
No |
No |
No |
No |
Yes |
Logic |
|
|
|
|
True |
True |
True |
True |
True |
Inverting |
Inverting |
Schmitt Trigger |
|
|
|
|
No |
No |
No |
No |
No |
Yes |
No |
VCC(Max)(V) |
|
|
|
|
2.7 |
2.7 |
2.7 |
2.7 |
2.7 |
2.7 |
2.7 |
Output Drive (IOL/IOH)(Max)(mA) |
|
|
|
|
9/-9 |
9/-9 |
9/-9 |
9/-9 |
9/-9 |
9/-9 |
9/-9 |
Gate Type |
|
|
|
|
NAND |
NAND |
NAND |
NOR |
AND |
SCHMITT TRIGGER INVERTER |
BUFFER |
F @ Nom Voltage(Max)(Mhz) |
|
|
|
|
250 |
250 |
250 |
250 |
250 |
250 |
250 |
Bits(#) |
|
|
|
|
1 |
1 |
1 |
1 |
1 |
1 |
1 |
Input Type |
|
|
|
|
CMOS |
CMOS |
CMOS |
|
|
Schmitt-trigger,CMOS/TTL |
CMOS |
VCC(Min)(V) |
|
|
|
|
0.8 |
0.8 |
0.8 |
0.8 |
0.8 |
0.8 |
0.8 |
Technology Family |
|
|
|
|
AUC |
AUC |
AUC |
AUC |
AUC |
AUC |
AUC |
ICC @ Nom Voltage(Max)(mA) |
|
|
|
|
0.01 |
0.01 |
0.01 |
0.01 |
0.01 |
0.01 |
0.01 |
Voltage(Nom)(V) |
|
|
|
|
0.8,1.2,1.5,1.8,2.5 |
0.8,1.2,1.5,1.8,2.5 |
0.8,1.2,1.5,1.8,2.5 |
0.8,1.2,1.5,1.8,2.5 |
0.8,1.2,1.5,1.8,2.5 |
0.8,1.2,1.5,1.8,2.5 |
0.8,1.2,1.5,1.8,2.5 |
Sub-Family |
|
|
|
|
NAND Gate |
NAND Gate |
NAND Gate |
NOR Gate |
AND Gate |
Inverting Buffer/Driver |
Non-Inverting Buffer/Driver |
tpd @ Nom Voltage(Max)(ns) |
|
|
|
|
4.7,3.2,2.2,1.6,1.4 |
4.7,3.2,2.2,1.6,1.4 |
4.7,3.2,2.2,1.6,1.4 |
4.6,3.2,2.2,1.9,1.7 |
4.7,3.3,2.3,1.7,1.6 |
5.8,4,2.3,1.9,1.6 |
4.5,3.3,2.2,1.7,1.4 |