|
|
Texas Instruments
TPS63802DLAR
|
Texas Instruments
UCC27282DRCR
|
Texas Instruments
ADS1284IRHFR
|
Texas Instruments
F280041CRSHSR
|
Texas Instruments
LMG3411R070RWHT
|
Texas Instruments
TPS26631RGET
|
Texas Instruments
TPS26633RGET
|
Texas Instruments
SN74AVC4T245DG4
|
Texas Instruments
SN75240PWG4
|
Texas Instruments
SN74AHC1G02DBVR
|
Price |
|
|
|
|
|
|
|
|
|
|
|
RoHS |
|
Y |
Y |
Y |
See ti.com |
Compliant |
See ti.com |
Y |
Compliant |
Compliant |
Compliant |
Lead Status |
|
Y |
See ti.com |
Y |
See ti.com |
No |
See ti.com |
Y |
No |
No |
No |
Iout(Max)(A) |
|
2 |
|
|
|
|
|
|
|
|
|
Vout(Max)(V) |
|
5.2 |
|
|
|
|
|
|
|
|
|
Switch current limit(Typ)(A) |
|
5.75 |
|
|
|
|
|
|
|
|
|
Rating |
|
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
Catalog |
|
|
|
Approx. price(US$) |
|
0.98 | 1ku |
1.00 | 1ku |
|
5.85 | 1ku |
|
3.04 | 1ku |
1.418 | 1ku |
|
|
|
Vin(Max)(V) |
|
5.5 |
|
|
|
|
60 |
60 |
|
|
|
Switching frequency(Max)(kHz) |
|
3100 |
|
|
|
|
|
|
|
|
|
Type |
|
Converter |
|
|
|
|
|
|
|
|
|
Features |
|
Enable,Light Load Efficiency,Load Disconnect,Power Good,Pre-Bias Start-Up,Synchronous Rectification,UVLO Fixed |
Enable and Interlock |
PGA |
InstaSPIN-FOC Technology,Configurable Logic Block,One Flash Bank,Dual Zone Code Security,DMA,32-bit CPU Timers,Watchdog Timer,NMI Watchdog Timer,Two 0-pin Oscillators,Power On Reset (POR),AEC Q100 |
|
Analog IMON Output,IFAULT,Oring Control,Overvoltage Protection,Power MUXing,Reverse Current Blocking,Reverse Polarity Protection,Thermal Shutdown,dV/dT |
Current monitoring,Fault output,Output power limiting,Power good signal,Reverse current blocking always,Reverse polarity protection |
|
|
|
Duty cycle(Max)(%) |
|
100 |
|
|
|
|
|
|
|
|
|
Switch current limit(Min)(A) |
|
4 |
|
|
|
|
|
|
|
|
|
Iq(Typ)(mA) |
|
0.011 |
|
|
|
|
|
|
|
|
|
Switching frequency(Min)(kHz) |
|
500 |
|
|
|
|
|
|
|
|
|
Vout(Min)(V) |
|
1.8 |
|
|
|
|
|
|
|
|
|
Topology |
|
Buck-Boost |
|
|
|
|
|
|
|
|
|
Package Group |
|
VSON-HR|10 |
VSON|10 |
VQFN|24 |
LQFP|100,LQFP|64,VQFN|56 |
VQFN|32 |
VQFN|24 |
HTSSOP|20,VQFN|24 |
|
|
|
Vin(Min)(V) |
|
1.3 |
|
|
|
|
4.5 |
4.5 |
|
|
|
Operating temperature range(C) |
|
-40 to 125 |
-40 to 125 |
-40 to 85 |
|
|
-40 to 125 |
-40 to 125 |
|
|
|
Channel input logic |
|
|
TTL |
|
|
|
|
|
|
|
|
Fall time(ns) |
|
|
10 |
|
|
|
|
|
|
|
|
Negative voltage handling at HS pin(V) |
|
|
-14 |
|
|
|
|
|
|
|
|
Input VCC(Max)(V) |
|
|
16 |
|
|
|
|
|
|
|
|
Peak output current(A) |
|
|
3.5 |
|
|
|
|
|
|
|
|
Bus voltage(Max)(V) |
|
|
120 |
|
|
|
|
|
|
|
|
Input VCC(Min)(V) |
|
|
5.5 |
|
|
|
|
|
|
|
|
Input threshold |
|
|
TTL |
|
|
|
|
|
|
|
|
Prop delay(ns) |
|
|
16 |
|
|
|
|
|
|
|
|
Power switch |
|
|
MOSFET |
|
|
|
|
|
|
|
|
Rise time(ns) |
|
|
12 |
|
|
|
|
|
|
|
|
Number of channels(#) |
|
|
2 |
|
|
|
|
|
|
|
|
Iq(uA) |
|
|
2 |
|
|
|
|
|
|
|
|
Input range(Max)(V) |
|
|
|
2.5 |
|
|
|
|
|
|
|
Interface |
|
|
|
SPI |
|
|
|
|
|
|
|
Sample rate(Max)(kSPS) |
|
|
|
4 |
|
|
|
|
|
|
|
Number of input channels |
|
|
|
2 |
|
|
|
|
|
|
|
Power consumption(Typ)(mW) |
|
|
|
12 |
|
|
|
|
|
|
|
Multi-channel configuration |
|
|
|
Multiplexed |
|
|
|
|
|
|
|
Input type |
|
|
|
Differential |
|
|
|
|
|
|
|
Resolution(Bits) |
|
|
|
31 |
|
|
|
|
|
|
|
Package size |
|
|
|
mm2 |
|
|
mm2 |
mm2 |
|
|
|
Architecture |
|
|
|
Delta-Sigma |
|
|
|
|
|
|
|
SNR(dB) |
|
|
|
127 |
|
|
|
|
|
|
|
Reference mode |
|
|
|
Ext |
|
|
|
|
|
|
|
Digital supply(Max)(V) |
|
|
|
3.6 |
|
|
|
|
|
|
|
Digital supply(Min)(V) |
|
|
|
1.65 |
|
|
|
|
|
|
|
Input range(Min)(V) |
|
|
|
0.039 |
|
|
|
|
|
|
|
Analog voltage AVDD(Min)(V) |
|
|
|
2.5,0 |
|
|
|
|
|
|
|
Analog voltage AVDD(Max)(V) |
|
|
|
2.5,5 |
|
|
|
|
|
|
|
High Resolution PWM(Ch) |
|
|
|
|
16 |
|
|
|
|
|
|
RAM(KB) |
|
|
|
|
100 |
|
|
|
|
|
|
FPU |
|
|
|
|
Yes |
|
|
|
|
|
|
I2C |
|
|
|
|
1 |
|
|
|
|
|
|
CPU |
|
|
|
|
C28x |
|
|
|
|
|
|
PM Bus |
|
|
|
|
1 |
|
|
|
|
|
|
UART(SCI) |
|
|
|
|
2 |
|
|
|
|
|
|
Flash(KB) |
|
|
|
|
128 |
|
|
|
|
|
|
Operating Temperature Range(C) |
|
|
|
|
-40 to 125 |
-40 to 125 |
|
|
|
|
|
Comparators(#) |
|
|
|
|
14,12,10 |
|
|
|
|
|
|
Sigma-Delta Filter |
|
|
|
|
4,3 |
|
|
|
|
|
|
USB |
|
|
|
|
0 |
|
|
|
|
|
|
Frequency(MHz) |
|
|
|
|
100 |
|
|
|
|
|
|
Total Processing (MIPS) |
|
|
|
|
100 |
|
|
|
|
|
|
PGA/VGA |
|
|
|
|
7,5,4 |
|
|
|
|
|
|
PWM(Ch) |
|
|
|
|
16 |
|
|
|
|
|
|
DMA(Ch) |
|
|
|
|
6 |
|
|
|
|
|
|
ADC (Ch) |
|
|
|
|
21,14,12 |
|
|
|
|
|
|
ADC resolution |
|
|
|
|
12-bit |
|
|
|
|
|
|
CAN(#) |
|
|
|
|
2 |
|
|
|
|
|
|
SPI |
|
|
|
|
2 |
|
|
|
|
|
|
QEP |
|
|
|
|
2,1 |
|
|
|
|
|
|
Package Size |
|
|
|
|
|
mm2 |
|
|
|
|
|
Prop Delay(ns) |
|
|
|
|
|
20 |
|
|
|
|
|
Ron(Typ)(mOhm) |
|
|
|
|
|
|
31 |
31 |
|
|
|
Fault response |
|
|
|
|
|
|
Auto Retry,Latch Off |
Auto Retry,Latch Off |
|
|
|
UL recognition |
|
|
|
|
|
|
Yes |
UL2367,IEC62368 |
|
|
|
Current limit(Min)(A) |
|
|
|
|
|
|
0.6 |
0.6 |
|
|
|
Current limit(Max)(A) |
|
|
|
|
|
|
6 |
6 |
|
|
|
FET |
|
|
|
|
|
|
Internal + External |
Internal |
|
|
|
Current limit type |
|
|
|
|
|
|
Adjustable |
|
|
|
|
Vabsmax_cont(V) |
|
|
|
|
|
|
62 |
67 |
|
|
|
Overcurrent response |
|
|
|
|
|
|
Active current limiting (1x) with pulse current support (2x) |
Current limiting,Circuit breaker |
|
|
|
Current limit function enabled |
|
|
|
|
|
|
Always |
|
|
|
|
Device type |
|
|
|
|
|
|
|
eFuses and hot swap controllers |
|
|
|
Function |
|
|
|
|
|
|
|
Adjustable current limit,Current monitoring,Inrush current control,Overvoltage protection,Power good signal,Reverse current blocking,Reverse polarity protection,Short circuit protection,Thermal shutdown |
|
|
|
Soft start |
|
|
|
|
|
|
|
Adjustable |
|
|
|
TI.com inventory |
|
|
|
|
|
|
|
0 |
|
|
|
Overvoltage response |
|
|
|
|
|
|
|
cut-off,clamp |
|
|
|