MxFE Quad, 16-Bit, 12 GSPS RF DAC and Dual, 12-Bit, 6 GSPS RF ADC Features:Flexible reconfigurable common platform design 4 DACs and 2 ADCs (4D2A) and 2D2A options Supports single, dual, and quad band Datapaths and DSP blocks are fully bypassableDAC to ADC sample rate ratios of 1, 2, 3, and 4 On-chip PLL with multichip synchronization External RFCLK input option for off-chip PLL Maximum DAC sample rate up to 12 GSPS Maximum data rate up to 12 GSPS using JESD204C Useable analog bandwidth to 8 GHz Maximum ADC sample rate up to 6 GSPS Maximum data rate up to 6 GSPS using JESD204C Useable analog bandwidth to 8 GHz ADC ac performance at 6 GSPS, input at 2.7 GHz, 1 dBFS Full-scale input voltage: 1.475 V p-p Noise density: 147.5 dBFS/Hz Noise figure: 25.3 dB HD2: 72 dBFS HD3: 68 dBFS Worst other (excluding HD2 and HD3): 78 dBFS DAC ac performance at 12 GSPS, output at 2.6 GHz Full-scale output current range: 6.43 mA to 37.75 mA Two-tone IMD3 (6 dBFS per tone): 72 dBc NSD, single-tone: 160 dBc/Hz SFDR, single-tone: 75 dBc Versatile digital features Selectable interpolation and decimation filters Configurable DDC and DUC 8 fine complex DUCs and 4 coarse complex DUCs 8 fine complex DDCs and 4 coarse complex DDCs 48-bit NCO per DUC or DDC Option to bypass fine and coarse DUC/DDC Programmable 192-tap PFIR filter for receive equalization Supports 4 different profile settings loaded via GPIO Programable delay per data path Receive AGC support Fast detect with low latency for fast AGC control Signal monitor for slow AGC control Dedicated AGC support pins Transmit DPD support Fine DUC channel gain control and delay adjust Coarse DDC delay adjust for DPD observation path Auxiliary features Fast frequency hopping Direct digital synthesis (DDS) Low latency loopback modes (receive datapath data can be routed to the transmit datapaths) ADC clock driver with selectable divide ratios Power amplifier downstream protection circuitry On-chip temperature monitoring unit Flexible GPIO pins TDD power savings option SERDES JESD204B/JESD204C interface, 16 lanes up to 24.75 Gbps 8 lanes JESD204B/C transmitter (JT×) and 8 lanes JESD204B/C receiver (JR×) JESD204B compliance with the maximum 15.5 Gbps JESD204C compliance with the maximum 24.75 Gbps Supports real or complex digital data (8-, 12-, 16-, or 24-bit) 15 mm × 15 mm, 324-ball BGA with 0.8 mm pitch

4T2R Direct RF Transmitter and Observation Receiver Features: Flexible reconfigurable radio common platform design Transmit/receive channel bandwidth up to 1.2 GHz/2.4 GHz (4T2R) RFDAC/RFADC RF frequency range up to 7.5 GHz On-chip PLL with multichip synchronization External RFCLK input option Versatile digital features Configurable digital up/down conversion (DDC and DUC) 8 fine complex DUCs and 4 coarse complex DUCs 8 fine complex DDCs and 4 coarse complex DDCs, 2 independent 48-bit NCO per DUC/DDC Programmable 192-tap PFIR filter for receive equalization Supports 4 different profile settings loaded via GPIO Receive AGC support Fast detect with low latency for fast AGC control Signal monitor for slow AGC control Dedicated AGC support pins Transmit DPD support Programmable delay and gain per transmit data path Coarse DDC delay adjust for DPD observation path Auxiliary features Power amplifier downstream protection circuitry On-chip temperature monitoring unit Programmable GPIO pins supporting different user configurations ADC clock driver with selectable divide ratios TDD power savings option and sharing ADCs SERDES JESD204B/JESD204C interface, 16 lanes up to 24.75 Gbps 8 lanes per each DAC and ADC JESD204B compatible with maximum 15.5 Gbps lane rate JESD204C compatible with maximum 24.75 Gbps lane rate Supports real or complex digital data (8-bit, 12-bit, 16-bit, or 24-bit) 15 mm × 15 mm, 324-ball BGA with 0.8 mm pitch

3GHz to 20GHz Microwave Mixer with Wideband DC to 6GHz IF Features:Integrated LO Buffer: 0dBm LO Drive50 Wideband Matched RF and LO PortsWide IF Bandwidth: DC to 6GHzUpconversion or DownconversionHigh IIP3:+22.5dBm at 10GHz+18.3dBm at 17GHz+14.6dBm Input P1dB at 10GHz8dB Conversion Loss at 10GHz3.3V/132mA SupplyFast Turn ON/OFF for TDD Operation3mm × 2mm, 12-Lead QFN Package

6GHz High Linearity I/Q Demodulator with Wideband IF Amplifier Features:300MHz to 6GHz Operating FrequencyWide IF Bandwidth: DC to 1GHz (–1dB Bandwidth)High Mixer IIP3: 30dBm at 1.9GHzHigh Total OIP3: 40dBm at 1.9GHzHigh Total OIP2: 74dBm at 1.9GHzUser Adjustable OIP2 to 80dBmUser Adjustable Image Rejection to 60dBUser Adjustable DC Offset NullSerial InterfacePower Conversion Gain: 7.7dB at 1.9GHz31dB RF Attenuator with 1dB Step SizeRF Switch with 40dB Isolation at 1.9GHzSingle-Ended RF Inputs with On-Chip TransformerIF Amplifier Gain Adjustable in 8 StepsOperating Temperature Range (TC): –40°C to 105°C32-Lead 5mm × 5mm QFN Package

RF MIXERS/MULTIPLIERS RF IC'S;

RF Amplifier GaAs HEMT MMIC 1 Watt pow amp, 15-27 GHz

RF Mixer 71-86GHz SHP IQ mix

Attenuators 0.5 dB LSB 6-Bit dig atten DC - 3 GHz

RF Mixer GaAs MMIC Double-Balanced mix, 70-90 GHz

Phase Detectors/Shifters